

EPFL-TTO EPFL Innovation Park J CH-1015 Lausanne Switzerland +41 21 693 70 23 http://tto.epfl.ch/ Research Contact

Arda Uran +41 21 693 11 54 arda.uran@epfl.ch TTO Contact

Dr. Frédéric Pont +41 21 693 13 09 frederic.pont@epfl.ch

Licensing Opportunity

TTO - Technology Transfer Office

Highly energy-area efficient SAR ADC architecture

45 μm

Ref. Nr

TE 6.2057

Keywords

Analog to digital converter, energy and area efficiency, unit length capacitor array, constant common mode switching

Intellectual Property

PCT/IB2021/051030

Publications

"An AC-Coupled Wideband Neural Recording Front-End With Sub-1 mm2×fJ/conv-step Efficiency and 0.97 NEF" in IEEE Solid-State Circuits Letters, vol. 3, pp. 258-261, 2020, doi: 10.1109/LSSC.2020.3013993 Date

12/02/2021

The combination of a unit-length capacitor array and constant common-mode switching provides state-of-the-art energy-area efficiency in analog to digital conversion.

Description

increasing The use of on-chip smart elements such as machine learning tasks or closed-loop control necessitates a larger digital area and power overhead, leaving the analog front-end circuitry with even more demanding constraints. Especially multichannel scenarios in applications from biomedical diagnostic ranging equipment to industrial sensor arrays seek the lowest energy and area per unit channel to increase integration density.

This invention provides an ultra-small (35 um x 45 µm in 65 nm CMOS) and low-power (50 nW 20 kS/s) 10-bit @ successive approximation register analog-to-digital converter (SAR ADC) architecture, having up to 1 MS/s sampling rate. Applications with stringent area and power constraints, such as multichannel sensors and digital intensive system-on-chips, could benefit from this invention.

Advantages

The footprint of the circuit is very small thanks to realizing binary weights using unit length capacitors, and the energy efficiency is maximized by using the monotonic switching scheme for better charge preservation, while keeping noise performance high using the constant common mode technique.

Moreover, the architecture is highly modular and enables massively parallel sensors within tight power and area constraints.

Applications

- Multi-channel sensor arrays
- Neural implants
- Time-interleaved high-speed ADCs